LDj3SNuD
|
c228cf320d
|
Add Rbit_V instruction. Add 8 tests (Rbit_V; Rev16_V, Rev32_V, Rev64_V). Improve CountSetBits8() algorithm. (#212)
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update AInstEmitSimdLogical.cs
* Update AVectorHelper.cs
* Update ASoftFallback.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update CpuTestSimdReg.cs
* Improve CountSetBits8() algorithm.
* Improve CountSetBits8() algorithm.
|
2018-07-03 03:31:16 -03:00 |
|
gdkchan
|
37a6e84fd4
|
Add REV16/32 (vector) instructions and fix REV64
|
2018-06-25 18:40:55 -03:00 |
|
gdkchan
|
4731c7545d
|
Fix mistake on astc conversion, make some static methods that shouldn't be public private, remove old commmented out code
|
2018-06-02 11:44:52 -03:00 |
|
gdkchan
|
f9f111bc85
|
Add intrinsics support (#121)
* Initial intrinsics support
* Update tests to work with the new Vector128 type and intrinsics
* Drop SSE4.1 requirement
* Fix copy-paste mistake
|
2018-05-11 20:10:27 -03:00 |
|
LDj3SNuD
|
a5ad1e9a06
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
|
2018-04-25 23:20:22 -03:00 |
|
gdkchan
|
76ac31add6
|
Add BIT instruction
|
2018-03-30 16:46:00 -03:00 |
|
gdkchan
|
4940cf0ea5
|
Add BFI instruction, even more audout fixes
|
2018-03-16 00:42:44 -03:00 |
|
gdkchan
|
efef605b26
|
Fix REV64 (vector) instruction
|
2018-03-02 20:24:16 -03:00 |
|
gdkchan
|
829b1b1cc0
|
Add REV64 (vector) instruction
|
2018-03-02 20:03:28 -03:00 |
|
emmauss
|
62b827f474
|
Split main project into core,graphics and chocolarm4 subproject (#29)
|
2018-02-20 17:09:23 -03:00 |
|