mirror of
https://github.com/ryujinx-mirror/ryujinx.git
synced 2024-12-23 16:05:46 +00:00
1bef70c068
* Update CountLeadingZeros(). * Remove obsolete Tests. * Follow-up. * Follow-up. * Follow-up. * Add Mla_V, Mls_V & Mul_V Tests. * Update PackageReferences. * Remove EmitLd/Stvectmp2(). * Remove Dup. Nits. * Remove EmitLd/Stvectmp2() & Dup; nits. * Remove Tmp stuff & Dup; rework Fcvtz() as Fcvtn(). * Remove Tmp stuff, EmitLd/Stvectmp2() & Dup. Nits. * Add (R)shrn_V Sse opt.; add "Part" & "Shift" opt.. Remove Tmp stuff; remove Dup. Nits. * Add Mla/Mls/Mul_V Sse opt.. Add "Part" opt.. Remove EmitLd/Stvectmp2(), remove Dup. Nits. * Nits. * Nits. * Nit. * Add "Part" opt.. Nit. * Nit. * Nit. * Add Cmhi_V & Cmhs_V Sse opt..
74 lines
2.6 KiB
C#
74 lines
2.6 KiB
C#
#define SimdExt
|
|
|
|
using NUnit.Framework;
|
|
|
|
using System.Runtime.Intrinsics;
|
|
|
|
namespace Ryujinx.Tests.Cpu
|
|
{
|
|
[Category("SimdExt")]
|
|
public sealed class CpuTestSimdExt : CpuTest
|
|
{
|
|
#if SimdExt
|
|
|
|
#region "ValueSource"
|
|
private static ulong[] _8B_()
|
|
{
|
|
return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
|
|
0x8080808080808080ul, 0xFFFFFFFFFFFFFFFFul };
|
|
}
|
|
#endregion
|
|
|
|
private const int RndCnt = 2;
|
|
private const int RndCntIndex = 2;
|
|
|
|
[Test, Pairwise, Description("EXT <Vd>.8B, <Vn>.8B, <Vm>.8B, #<index>")]
|
|
public void Ext_V_8B([Values(0u)] uint rd,
|
|
[Values(1u, 0u)] uint rn,
|
|
[Values(2u, 0u)] uint rm,
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong z,
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong a,
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong b,
|
|
[Values(0u, 7u)] [Random(1u, 6u, RndCntIndex)] uint index)
|
|
{
|
|
uint imm4 = index & 0x7u;
|
|
|
|
uint opcode = 0x2E000000; // EXT V0.8B, V0.8B, V0.8B, #0
|
|
opcode |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcode |= (imm4 << 11);
|
|
|
|
Vector128<float> v0 = MakeVectorE0E1(z, z);
|
|
Vector128<float> v1 = MakeVectorE0(a);
|
|
Vector128<float> v2 = MakeVectorE0(b);
|
|
|
|
SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise, Description("EXT <Vd>.16B, <Vn>.16B, <Vm>.16B, #<index>")]
|
|
public void Ext_V_16B([Values(0u)] uint rd,
|
|
[Values(1u, 0u)] uint rn,
|
|
[Values(2u, 0u)] uint rm,
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong z,
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong a,
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong b,
|
|
[Values(0u, 15u)] [Random(1u, 14u, RndCntIndex)] uint index)
|
|
{
|
|
uint imm4 = index & 0xFu;
|
|
|
|
uint opcode = 0x6E000000; // EXT V0.16B, V0.16B, V0.16B, #0
|
|
opcode |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcode |= (imm4 << 11);
|
|
|
|
Vector128<float> v0 = MakeVectorE0E1(z, z);
|
|
Vector128<float> v1 = MakeVectorE0E1(a, a);
|
|
Vector128<float> v2 = MakeVectorE0E1(b, b);
|
|
|
|
SingleOpcode(opcode, v0: v0, v1: v1, v2: v2);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
#endif
|
|
}
|
|
}
|