mirror of
https://github.com/ryujinx-mirror/ryujinx.git
synced 2024-12-23 06:05:45 +00:00
a731ab3a2a
* Start of the ARMeilleure project * Refactoring around the old IRAdapter, now renamed to PreAllocator * Optimize the LowestBitSet method * Add CLZ support and fix CLS implementation * Add missing Equals and GetHashCode overrides on some structs, misc small tweaks * Implement the ByteSwap IR instruction, and some refactoring on the assembler * Implement the DivideUI IR instruction and fix 64-bits IDIV * Correct constant operand type on CSINC * Move division instructions implementation to InstEmitDiv * Fix destination type for the ConditionalSelect IR instruction * Implement UMULH and SMULH, with new IR instructions * Fix some issues with shift instructions * Fix constant types for BFM instructions * Fix up new tests using the new V128 struct * Update tests * Move DIV tests to a separate file * Add support for calls, and some instructions that depends on them * Start adding support for SIMD & FP types, along with some of the related ARM instructions * Fix some typos and the divide instruction with FP operands * Fix wrong method call on Clz_V * Implement ARM FP & SIMD move instructions, Saddlv_V, and misc. fixes * Implement SIMD logical instructions and more misc. fixes * Fix PSRAD x86 instruction encoding, TRN, UABD and UABDL implementations * Implement float conversion instruction, merge in LDj3SNuD fixes, and some other misc. fixes * Implement SIMD shift instruction and fix Dup_V * Add SCVTF and UCVTF (vector, fixed-point) variants to the opcode table * Fix check with tolerance on tester * Implement FP & SIMD comparison instructions, and some fixes * Update FCVT (Scalar) encoding on the table to support the Half-float variants * Support passing V128 structs, some cleanup on the register allocator, merge LDj3SNuD fixes * Use old memory access methods, made a start on SIMD memory insts support, some fixes * Fix float constant passed to functions, save and restore non-volatile XMM registers, other fixes * Fix arguments count with struct return values, other fixes * More instructions * Misc. fixes and integrate LDj3SNuD fixes * Update tests * Add a faster linear scan allocator, unwinding support on windows, and other changes * Update Ryujinx.HLE * Update Ryujinx.Graphics * Fix V128 return pointer passing, RCX is clobbered * Update Ryujinx.Tests * Update ITimeZoneService * Stop using GetFunctionPointer as that can't be called from native code, misc. fixes and tweaks * Use generic GetFunctionPointerForDelegate method and other tweaks * Some refactoring on the code generator, assert on invalid operations and use a separate enum for intrinsics * Remove some unused code on the assembler * Fix REX.W prefix regression on float conversion instructions, add some sort of profiler * Add hardware capability detection * Fix regression on Sha1h and revert Fcm** changes * Add SSE2-only paths on vector extract and insert, some refactoring on the pre-allocator * Fix silly mistake introduced on last commit on CpuId * Generate inline stack probes when the stack allocation is too large * Initial support for the System-V ABI * Support multiple destination operands * Fix SSE2 VectorInsert8 path, and other fixes * Change placement of XMM callee save and restore code to match other compilers * Rename Dest to Destination and Inst to Instruction * Fix a regression related to calls and the V128 type * Add an extra space on comments to match code style * Some refactoring * Fix vector insert FP32 SSE2 path * Port over the ARM32 instructions * Avoid memory protection races on JIT Cache * Another fix on VectorInsert FP32 (thanks to LDj3SNuD * Float operands don't need to use the same register when VEX is supported * Add a new register allocator, higher quality code for hot code (tier up), and other tweaks * Some nits, small improvements on the pre allocator * CpuThreadState is gone * Allow changing CPU emulators with a config entry * Add runtime identifiers on the ARMeilleure project * Allow switching between CPUs through a config entry (pt. 2) * Change win10-x64 to win-x64 on projects * Update the Ryujinx project to use ARMeilleure * Ensure that the selected register is valid on the hybrid allocator * Allow exiting on returns to 0 (should fix test regression) * Remove register assignments for most used variables on the hybrid allocator * Do not use fixed registers as spill temp * Add missing namespace and remove unneeded using * Address PR feedback * Fix types, etc * Enable AssumeStrictAbiCompliance by default * Ensure that Spill and Fill don't load or store any more than necessary
252 lines
No EOL
7.9 KiB
C#
252 lines
No EOL
7.9 KiB
C#
using ChocolArm64.Decoders;
|
|
using ChocolArm64.Events;
|
|
using ChocolArm64.IntermediateRepresentation;
|
|
using ChocolArm64.Memory;
|
|
using ChocolArm64.State;
|
|
using System;
|
|
using System.Reflection.Emit;
|
|
using System.Threading;
|
|
|
|
namespace ChocolArm64.Translation
|
|
{
|
|
public class Translator : ARMeilleure.Translation.ITranslator
|
|
{
|
|
private MemoryManager _memory;
|
|
|
|
private CpuThreadState _dummyThreadState;
|
|
|
|
private TranslatorCache _cache;
|
|
private TranslatorQueue _queue;
|
|
|
|
private Thread _backgroundTranslator;
|
|
|
|
public event EventHandler<CpuTraceEventArgs> CpuTrace;
|
|
|
|
public bool EnableCpuTrace { get; set; }
|
|
|
|
private volatile int _threadCount;
|
|
|
|
public Translator(MemoryManager memory)
|
|
{
|
|
_memory = memory;
|
|
|
|
_dummyThreadState = new CpuThreadState();
|
|
|
|
_dummyThreadState.Running = false;
|
|
|
|
_cache = new TranslatorCache();
|
|
_queue = new TranslatorQueue();
|
|
}
|
|
|
|
public void Execute(ARMeilleure.State.IExecutionContext ctx, ulong address)
|
|
{
|
|
CpuThreadState state = (CpuThreadState)ctx;
|
|
|
|
long position = (long)address;
|
|
|
|
if (Interlocked.Increment(ref _threadCount) == 1)
|
|
{
|
|
_backgroundTranslator = new Thread(TranslateQueuedSubs);
|
|
_backgroundTranslator.Start();
|
|
}
|
|
|
|
state.CurrentTranslator = this;
|
|
|
|
do
|
|
{
|
|
if (EnableCpuTrace)
|
|
{
|
|
CpuTrace?.Invoke(this, new CpuTraceEventArgs(position));
|
|
}
|
|
|
|
if (!_cache.TryGetSubroutine(position, out TranslatedSub sub))
|
|
{
|
|
sub = TranslateLowCq(position, state.GetExecutionMode());
|
|
}
|
|
|
|
position = sub.Execute(state, _memory);
|
|
}
|
|
while (position != 0 && state.Running);
|
|
|
|
state.CurrentTranslator = null;
|
|
|
|
if (Interlocked.Decrement(ref _threadCount) == 0)
|
|
{
|
|
_queue.ForceSignal();
|
|
}
|
|
}
|
|
|
|
internal ArmSubroutine GetOrTranslateSubroutine(CpuThreadState state, long position, CallType cs)
|
|
{
|
|
if (!_cache.TryGetSubroutine(position, out TranslatedSub sub))
|
|
{
|
|
sub = TranslateLowCq(position, state.GetExecutionMode());
|
|
}
|
|
|
|
if (sub.Rejit())
|
|
{
|
|
bool isComplete = cs == CallType.Call ||
|
|
cs == CallType.VirtualCall;
|
|
|
|
_queue.Enqueue(position, state.GetExecutionMode(), TranslationTier.Tier1, isComplete);
|
|
}
|
|
|
|
return sub.Delegate;
|
|
}
|
|
|
|
private void TranslateQueuedSubs()
|
|
{
|
|
while (_threadCount != 0)
|
|
{
|
|
if (_queue.TryDequeue(out TranslatorQueueItem item))
|
|
{
|
|
bool isCached = _cache.TryGetSubroutine(item.Position, out TranslatedSub sub);
|
|
|
|
if (isCached && item.Tier <= sub.Tier)
|
|
{
|
|
continue;
|
|
}
|
|
|
|
if (item.Tier == TranslationTier.Tier0)
|
|
{
|
|
TranslateLowCq(item.Position, item.Mode);
|
|
}
|
|
else
|
|
{
|
|
TranslateHighCq(item.Position, item.Mode, item.IsComplete);
|
|
}
|
|
}
|
|
else
|
|
{
|
|
_queue.WaitForItems();
|
|
}
|
|
}
|
|
}
|
|
|
|
private TranslatedSub TranslateLowCq(long position, ExecutionMode mode)
|
|
{
|
|
Block[] blocks = Decoder.DecodeBasicBlock(_memory, (ulong)position, mode);
|
|
|
|
ILEmitterCtx context = new ILEmitterCtx(_memory, _cache, _queue, TranslationTier.Tier0);
|
|
|
|
BasicBlock[] bbs = EmitAndGetBlocks(context, blocks);
|
|
|
|
TranslatedSubBuilder builder = new TranslatedSubBuilder(mode);
|
|
|
|
string name = GetSubroutineName(position);
|
|
|
|
TranslatedSub subroutine = builder.Build(bbs, name, TranslationTier.Tier0);
|
|
|
|
return _cache.GetOrAdd(position, subroutine, GetOpsCount(bbs));
|
|
}
|
|
|
|
private TranslatedSub TranslateHighCq(long position, ExecutionMode mode, bool isComplete)
|
|
{
|
|
Block[] blocks = Decoder.DecodeSubroutine(_memory, (ulong)position, mode);
|
|
|
|
ILEmitterCtx context = new ILEmitterCtx(_memory, _cache, _queue, TranslationTier.Tier1);
|
|
|
|
if (blocks[0].Address != (ulong)position)
|
|
{
|
|
context.Emit(OpCodes.Br, context.GetLabel(position));
|
|
}
|
|
|
|
BasicBlock[] bbs = EmitAndGetBlocks(context, blocks);
|
|
|
|
isComplete &= !context.HasIndirectJump;
|
|
|
|
TranslatedSubBuilder builder = new TranslatedSubBuilder(mode, isComplete);
|
|
|
|
string name = GetSubroutineName(position);
|
|
|
|
TranslatedSub subroutine = builder.Build(bbs, name, TranslationTier.Tier1, context.HasSlowCall);
|
|
|
|
ForceAheadOfTimeCompilation(subroutine);
|
|
|
|
_cache.AddOrUpdate(position, subroutine, GetOpsCount(bbs));
|
|
|
|
return subroutine;
|
|
}
|
|
|
|
private static BasicBlock[] EmitAndGetBlocks(ILEmitterCtx context, Block[] blocks)
|
|
{
|
|
for (int blkIndex = 0; blkIndex < blocks.Length; blkIndex++)
|
|
{
|
|
Block block = blocks[blkIndex];
|
|
|
|
context.CurrBlock = block;
|
|
|
|
context.MarkLabel(context.GetLabel((long)block.Address));
|
|
|
|
for (int opcIndex = 0; opcIndex < block.OpCodes.Count; opcIndex++)
|
|
{
|
|
OpCode64 opCode = block.OpCodes[opcIndex];
|
|
|
|
context.CurrOp = opCode;
|
|
|
|
bool isLastOp = opcIndex == block.OpCodes.Count - 1;
|
|
|
|
if (isLastOp && block.Branch != null && block.Branch.Address <= block.Address)
|
|
{
|
|
context.EmitSynchronization();
|
|
}
|
|
|
|
ILLabel lblPredicateSkip = null;
|
|
|
|
if (opCode is OpCode32 op && op.Cond < Condition.Al)
|
|
{
|
|
lblPredicateSkip = new ILLabel();
|
|
|
|
context.EmitCondBranch(lblPredicateSkip, op.Cond.Invert());
|
|
}
|
|
|
|
opCode.Emitter(context);
|
|
|
|
if (lblPredicateSkip != null)
|
|
{
|
|
context.MarkLabel(lblPredicateSkip);
|
|
|
|
context.ResetBlockStateForPredicatedOp();
|
|
|
|
// If this is the last op on the block, and there's no "next" block
|
|
// after this one, then we have to return right now, with the address
|
|
// of the next instruction to be executed (in the case that the condition
|
|
// is false, and the branch was not taken, as all basic blocks should end
|
|
// with some kind of branch).
|
|
if (isLastOp && block.Next == null)
|
|
{
|
|
context.EmitStoreContext();
|
|
context.EmitLdc_I8(opCode.Position + opCode.OpCodeSizeInBytes);
|
|
|
|
context.Emit(OpCodes.Ret);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
return context.GetBlocks();
|
|
}
|
|
|
|
private static string GetSubroutineName(long position)
|
|
{
|
|
return $"Sub{position:x16}";
|
|
}
|
|
|
|
private static int GetOpsCount(BasicBlock[] blocks)
|
|
{
|
|
int opCount = 0;
|
|
|
|
foreach (BasicBlock block in blocks)
|
|
{
|
|
opCount += block.Count;
|
|
}
|
|
|
|
return opCount;
|
|
}
|
|
|
|
private void ForceAheadOfTimeCompilation(TranslatedSub subroutine)
|
|
{
|
|
subroutine.Execute(_dummyThreadState, null);
|
|
}
|
|
}
|
|
} |