mirror of
https://github.com/ryujinx-mirror/ryujinx.git
synced 2024-12-23 07:05:45 +00:00
8a7d99cdea
* Refactoring and optimization on CPU translation * Remove now unused property * Rename ilBlock -> block (local) * Change equality comparison on RegisterMask for consistency Co-Authored-By: gdkchan <gab.dark.100@gmail.com> * Add back the aggressive inlining attribute to the Synchronize method * Implement IEquatable on the Register struct * Fix identation
59 lines
No EOL
1.7 KiB
C#
59 lines
No EOL
1.7 KiB
C#
using ChocolArm64.Decoders;
|
|
using ChocolArm64.IntermediateRepresentation;
|
|
using ChocolArm64.Translation;
|
|
using System.Reflection.Emit;
|
|
|
|
namespace ChocolArm64.Instructions
|
|
{
|
|
static partial class InstEmit
|
|
{
|
|
private enum CselOperation
|
|
{
|
|
None,
|
|
Increment,
|
|
Invert,
|
|
Negate
|
|
}
|
|
|
|
public static void Csel(ILEmitterCtx context) => EmitCsel(context, CselOperation.None);
|
|
public static void Csinc(ILEmitterCtx context) => EmitCsel(context, CselOperation.Increment);
|
|
public static void Csinv(ILEmitterCtx context) => EmitCsel(context, CselOperation.Invert);
|
|
public static void Csneg(ILEmitterCtx context) => EmitCsel(context, CselOperation.Negate);
|
|
|
|
private static void EmitCsel(ILEmitterCtx context, CselOperation cselOp)
|
|
{
|
|
OpCodeCsel64 op = (OpCodeCsel64)context.CurrOp;
|
|
|
|
ILLabel lblTrue = new ILLabel();
|
|
ILLabel lblEnd = new ILLabel();
|
|
|
|
context.EmitCondBranch(lblTrue, op.Cond);
|
|
context.EmitLdintzr(op.Rm);
|
|
|
|
if (cselOp == CselOperation.Increment)
|
|
{
|
|
context.EmitLdc_I(1);
|
|
|
|
context.Emit(OpCodes.Add);
|
|
}
|
|
else if (cselOp == CselOperation.Invert)
|
|
{
|
|
context.Emit(OpCodes.Not);
|
|
}
|
|
else if (cselOp == CselOperation.Negate)
|
|
{
|
|
context.Emit(OpCodes.Neg);
|
|
}
|
|
|
|
context.Emit(OpCodes.Br_S, lblEnd);
|
|
|
|
context.MarkLabel(lblTrue);
|
|
|
|
context.EmitLdintzr(op.Rn);
|
|
|
|
context.MarkLabel(lblEnd);
|
|
|
|
context.EmitStintzr(op.Rd);
|
|
}
|
|
}
|
|
} |